- Introduced May 7, 1997
- Pentium Pro with MMX and improved 16-bit performance
- 242-pin Slot 1 (SEC) processor package
- Slot 1
- Number of transistors 7.5 million
- 32 KB L1 cache
- 512 KB ½ bandwidth external L2 cache
- The only Pentium II that did not have the L2 cache at ½ bandwidth of the core was the Pentium II 450 PE.
- Klamath - 0.35 µm process technology (233, 266, 300 MHz)
- 66 MHz system bus clock rate
- Family 6 model 3
- Variants
- 233 MHz Introduced May 7, 1997
- 266 MHz Introduced May 7, 1997
- 300 MHz Introduced May 7, 1997
- Deschutes - 0.25 µm process technology (333, 350, 400, 450 MHz)
- Introduced January 26, 1998
- 66 MHz system bus clock rate (333 MHz variant), 100 MHz system bus clock rate for all models after
- Family 6 model 5
- Variants
- 333 MHz Introduced January 26, 1998
- 350 MHz Introduced April 15, 1998
- 400 MHz Introduced April 15, 1998
- 450 MHz Introduced August 24, 1998
- 233 MHz (Mobile) Introduced April 2, 1998
- 266 MHz (Mobile) Introduced April 2, 1998
- 333 MHz Pentium II Overdrive processor for Socket 8 Introduced August 10, 1998; Engineering Sample Photo
- 300 MHz (Mobile) Introduced September 9, 1998
- 333 MHz (Mobile)
Pentium II
Subscribe to:
Post Comments (Atom)
0 comments:
Post a Comment